-	•		
683 FO)	Subclass	SSUE CLASSIFICATION
100/912 100/912		Class	ISSUE CLA



PATENT NUMBER	

U.S. UTILITY Patent Application

S.S. OTLETT CALCULATION					
O.I.P.E.	PATENT DATE				
Q2 IKI QASA					

APPLICATION NO. 09/912683		CLASS 324 714	SUBCLASS 742	2858 2/33	EXAMINER BRITT
S Austin Le	esea	7		,	· ·

Integrated testing of serializer/deserializer in FPGA

ISSUING CLASSIFICATION ORIGINAL . **CROSS REFERENCE(S)** CLASS SUBCLASS CLASS SUBCLASS (ONE SUBCLASS PER BLOCK) INTERNATIONAL CLASSIFICATION Continued on Issue Slip Inside File Jacket

TERMINAL DISCLAIMER	DRAWINGS			CLAIMS ALLOWED		
	Sheets Drwg.	Figs. Drwg.	Print Fig.	Total Claims	Print Claim for O.G.	
The term of this patent				NOTICE OF ALI	LOWANCE MAILED	
subsequent to (date) has been disclaimed.	(Assistant Examiner)		(Date)			
The term of this patent shall not extend beyond the expiration date						
of U.S Patent. No.				iss	UE FEE ··	
in the second second				Amount Due	Date Paid	
	(Primary E	xaminer)	(Date)			
☐ The terminalmonths of				· ISSUE BA	TCH NUMBER	
this patent have been disclaimed.	(Legal Instrume	nts Examiner)	(Date)			
WARNING:						
The Information disclosed herein may be restricted. Unauthorized disclosure may be prohibited by the United States Code Title 35, Sections 122, 181 and 368. Possession outside the U.S. Patent & Trademark Office is restricted to authorized employees and contractors only.						

Form PTO-436A (Rev. 6/99)

FILED WITH: DISK (CRF) FICHE CD-ROM